通過條件成 績 ：60 分
-
52030_1EIEE2151030
-
Note01_ch01_導論
-
Note02_ch02_積體電路製程介紹
-
Note03_HW01
-
Note04_ch03_半導體基礎
-
Note05_TXL_Smith_Chart
-
Note06_return-loss-to-vswr
-
Note07_HW02
-
Note08_法治素養測驗
-
Note09_module18
-
Note10_module14
-
Note11_module19
-
Note12_module20
-
Note13_Full_Custom_IC_Design
-
Note14_CMOS_IC_CH02
-
Note15_T18HVG2_2019_01
-
Note16_Lab01_Setup_DC
-
Note17_EDACloud_v7_0
-
Note18_EDACloud_FC_v4_9
-
Note19_EDACloud_RF_v5_3
-
Note20_Lab01_報告格式
-
Note21_HW02_檢討
-
Note22_Lab02_ft_fmax
-
Note23_power_gain
-
Note24_ft_fmax_derivation
-
Note25_Lab02_報告格式
-
Note26_Lab03_Loadpull
-
Note27_Load-pull_analysis_optimizing
-
Note28_Lab04_Loadpull2
-
Note29_Lab05_PA_parameters1
-
Note30_Lab05_PA參數_V2
-
Note31_Lab06_Final_project_V2
- 課程介紹
- 課程安排
- 評論
